We present data exhibiting hot spots spontaneously emerging in forward biased thin film photovoltaics based on a-Si:H technology. These spots evolve over time shrinking in their diameter and increasing temperature up to approximately 300 o C above that of the surrounding area. Our numerical approach explores a system of many identical diodes in parallel connected through the resistive electrode and through thermal connectors, a model which couples electric and thermal processes. The modeling results show that hot spots emerge collapsing from a rather large area of nonuniform temperature, then collapse to local entities. Finally, we present a simplified analytical treatment establishing relations between the hot spot parameters.
We present data exhibiting hot spots spontaneously emerging in forward biased thin film photovoltaics based on a-Si:H technology. These spots evolve over time shrinking in their diameter and increasing temperature up to approximately 300 o C above that of the surrounding area. Our numerical approach explores a system of many identical diodes in parallel connected through the resistive electrode and through thermal connectors, a model which couples electric and thermal processes. The modeling results show that hot spots emerge collapsing from a rather large area of nonuniform temperature, then collapse to local entities. Finally, we present a simplified analytical treatment establishing relations between the hot spot parameters.
I. INTRODUCTION
It is generally known to almost everyone in PV community that large area photovoltaic (PV) modules are often laterally nonuniform. The lateral nonuniformity can be especially strong in thin film PV, revealing itself in variations between local PV parameters in different areas of a module or in variations between the parameters of nominally identical solar cells cut from the same module.
The nonuniformity causes problems with PV reliability; it plays the role of a hidden cost of otherwise inexpensive PV technology.
An established way of observing lateral nonuniformities in PV modules is infrared (IR) camera mapping: IR pictures of different parts of a module showing different temperatures; these nonuniformities depend on the device current and voltage. There exists a variety of complimentary mapping techniques, which also reveal lateral nonuniformities: optical beam induced current (OBIC), electron beam induced current (EBIC), surface photovoltage (SPV) mapping, photoluminescence (PL) mapping, and some others (reviews are given in Refs. 1, 2) .
While the interpretation of some details of these maps requires further insights, the consensus in the PV community is that the observed lateral nonuniformities are related to material/structure imperfections or nonuniform light distribution. (As an example, we have polled a number of PV scientists on the nature of IR detected hot spots: all the responses attributed them to defects.) This understanding has matured to the level of common belief. Even the observed fact that the IR hot spots are typically close to the module bus bars was interpreted as an evidence of the bus bar application creating defects in the device. This understanding of hot spots has been documented in multiple publications, Refs. 3-5 presenting recent examples. This paper will shift the defect paradigm towards spontaneous hot spot formation in a perfectly uniform system. Such hot spots appear as a result of runaway instability related to the diode-like current voltage characteristics of the device: current hogging by warmer regions makes them still warmer. 6 The phenomenon of current hogging belongs to a large class of runaway instabilities known in electrical engineering, chemistry (exothermic reactions), astrophysics (runaway nuclear fusion), where increase in temperature causes positive feedback. Its understanding is most advanced for thermal explosions. [7] [8] [9] In particular, it was realized that the instability starts with a hot spot 10, 11 resembling nucleation processes in phase transitions of the first kind; this analogy was explored in Ref. 12 and then discussed for thin film structures.
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Regardless of being spontaneous, the hot spot nonuniformity deteriorates device performances as different parts of the device operate under different temperatures and cannot be optimized simultaneously.
Furthermore, one can expect that hot spots will generate defects at exponentially higher rates compared to the surrounding cold regions. This will reverse the cause and effect relation between the defects and hot spots, the latter becoming cause rather than effect. In a long run, this scenario (mostly beyond the scope of this paper) will result in accumulation of permanent defects in certain local regions of PV modules and their corresponding degradation.
This paper is organized as follows. Section II presents our experimental finding on hot spot formation and evolution. The algorithm and results of extensive numerical modeling of hot spots in thin film PV are described in Sec. III. We then present a simplified analytical model of hot spot formation in Sec. IV. General discussion and conclusions are given in Sec. V.
II. EXPERIMENTAL DATA
We conducted electrical measurements and infrared temperature mapping on commercially available Xunlight Corporation manufactured photovoltaic cells. The cells are made of triple junction a-Si:H based structures deposited on 0.125 mm thick stainless steel, which acts both as mechanical support as well as the negative contact of the cell. The front of the cell is covered with a grid of copper wires bonded to the surface with a conductive adhesive. The diameter of the copper wires is 0.125 mm and the spacing between the wires is 5 mm. Unencapsulated cells were used for the purpose of the test, although the effects we describe may be observed with encapsulated cells as well. The cells were forward biased with a constant current power supply. A calibrated thermal imaging camera was used to map surface temperatures periodically.
During preliminary testing it was determined that the development of hot spots was sensitive to convective air currents, but the development of these currents was unpredictable and led to results that were not repeatable. Covering the cells to control convection was effective but interfered with the thermal imaging. Therefore we left the cells uncovered but directed a constant air stream from an electric fan on to the test area in order to provide a more consistent thermal environment during data collection.
Cells to be tested were placed manually in the test area and electrical connections were made. The cells were then left undisturbed for approximately 30 minutes to allow temperatures to equalize across the surface. The thermal camera was switched on and current was then forced in a forward direction through the cell. For all measured modules the initial uniform temperature distribution became less uniform in the course of heating, and hot spots usually developed in the proximity of bus bars as illustrated in Fig. 3 . The data in Fig. 4 focuses on a single spot development in a relatively small localized region ignoring the rest of module area. It shows again a very considerable temperature increase and concomitant localization of its corresponding (hot spot) area. We have observed that the hot spot formation takes place under forward bias conditions when the forward current exceeds certain critical value I c ≈ 14 − 16 A slightly varying between nominally identical devices. Fig. 5 represents the typical data on the hot spot voltage and maximum temperature. We note that the voltage V P S on the power source slightly varies in the beginning of the process. This low temperature transient could be due to the initial uniform heating and some capacitive processes that are not related to the hot spot formation. V P S remains practically constant for the rest of the process where hot spots appear and evolve to their final shape. Both the voltage V HS and the hot spot maximum temperature are superlinear in time, although they vary smoothly and their rates of change are correlated.
An important feature beyond Fig. 5 is that the hot spot temperature and voltage show the trend of saturation after ∼ 20 min; in particular, the temperature approaches ≈ 300 o C. Unfortunately, this saturation effect could not be studied more in detail, since maintaining such a high temperature for a considerable time resulted in irreversible changes, such as local discoloration and some others. These permanent device changes fall beyond the present scope.
Here and in what follows we show only the data below the range of irreversible changes.
III. NUMERICAL MODELING A. Electrical Model
A numerical model of the device was developed to simulate its electrical and thermal properties.
The device to be modeled is a large-area (28 cm x 43 cm) a-Si based module. The substrate and negative contact is made of a sheet of steel. The steel components are responsible for the heat conduction within the plane of the device and for the bulk of the device's thermal mass; they are modeled with zero sheet resistance layers.
The positive contact of the device is a transparent conducting oxide (TCO) of relatively high sheet resistance (∼ 150Ω/ for the case under consideration), overlaid with regularly spaced copper grid lines (∼ 10 −4 Ω/ ). The bus bars on the edges are parallel to the short dimension as illustrated in Fig. 1 .
In our modeling, the device is described through many points at the centers of their corresponding square nodes as shown in Fig. 6 . Each point is connected by a resistor to the edge of the node where it, in turn, is connected to a resistor of the adjacent node, as shown in Fig. 6 , right. For a node which only contains TCO and not a grid, all the associated resistors equal half the sheet resistance of the TCO. Since two resistors are between each node, this choice implies that the total resistance between two points on the TCO equals the total TCO sheet resistance.
A node containing a grid will also contain TCO, and the resistors in the direction parallel to the grid will differ from the resistors in a direction perpendicular to the grid. Fig. 7 defines the resistors in a node of length side s containing a grid line of width g. Resistors perpendicular to the grid line (in the vertical direction, as depicted) have value equal to the resistance across a rectangle, from the horizontal dividing line of the node to a horizontal edge of the node. This is equivalent to resistors in series: the grid plus TCO material. The resistance across a rectangle is the sheet resistance multiplied by the aspect ratio of the rectangle. Consequently, if the grid material has sheet resistance R grid , and the TCO has grid resistance R T CO , then the equivalent resistance of a resistor perpendicular to the grid is
For resistors parallel to the grid, the resistance is across a rectangle, from the vertical dividing line of the node to a vertical edge of the node. The resistances here are in parallel; hence, the total parallel resistance obeys the relation
The preceding describes the numerical model of the negative contact and grid structure. The active solar cell material between the TCO and steel substrate is modeled as shown in Figure 8 .
Although the device is in fact a triple junction amorphous silicon cell, for simplicity the active layer is modeled as a single diode. The diode is modeled with the standard diode current voltage (IV) characteristic,
Here, q is the electron charge, n is the diode ideality factor, k is Boltzmann's constant, T is the local temperature. I 0 , the reverse saturation current, is found through the cell known open circuit voltage V OC and short circuit current density, j L . If s 2 is the node area, then the equation
enables one to relate the above parameters to the experimental data. We used j L = 5 mA/cm 2 and V OC = 2.2V . We then chose n = 6 (as though each junction in the triple stack had n = 2) to provide satisfactory fits of the measured IV curves. The activation energy E was determined by the experimentally known variation in open circuit voltage with temperature T that is 0.38 %/K near room temperature yielding En = 4.68 eV.
While the IV fitting becomes possible with Eq. (4), the latter equation still represents a significant simplification neglecting possible contributions due to the series and shunt resistances of a non-ideal diode (see e. g. Ref. 16 ). These effects may become visible especially under the conditions when the latter resistances are temperature dependent, which certainly takes place with semiconductor devices. We will see in Sec. III C that these effects do create a discrepancy between the modeling and experimental data. We have verified that including these effects in our modeling improves the agreement and can be easily done when needed. However, it also brings in several new adjustable parameters and makes the model over-flexible. Therefore, aiming at understanding the basic physics of the hot spot phenomena we have limited this study to a simple IV characteristics in Eq. (4).
The active layer was modeled as including both ideal diodes (obeying the Shockley equation) in connection with parasitic series and shunt resistances, R s and R sh , respectively. When the device is laterally uniform, the products of series or shunt resistance times device area, which we call the specific series and shunt resistances, R ′ s and R ′ sh , are constant. Therefore,
Having defined the model elements, the voltage distribution over the device (voltages at each node) is found. This is done through Kirchhoff's law that the sum of currents entering a node must equal zero,
Here I D is the current through the diode and ρ is the generalized sheet resistance that can represent R perp and R parallel from Eqs. (1) and (2) respectively. For nodes on the edge of the device, for which nodes at x ± s, y ± s do not exist, the corresponding terms involving those coordinates are not included. This satisfies the boundary condition on the edges (no current flows into or out of those edges). One other boundary condition imposed by the experimental setup is that I bb = 16 A of current were supplied to a bus bar. As the latter has very low resistance, we have assumed the injection of this current distributed evenly throughout the busbar. This condition (which we define to apply to the x=0 boundary) adds the following equations for all ys L s
where R bb is the bus bar sheet resistance. The above equations, over all x and y, define V (x, y). For the system of spatially close diodes they can be linearized,
where V 0 is the trial voltage at the node (its value may come from a guess or a previous iteration). Likewise, I 0 D is the constant current through the diode when the node voltage is V 0 . We have used iterative techniques to solve the above linear system.
More specifically, the linearization was applied as follows. First, as the diode and resistor R S are in series, the same current flows through both. If V n is the voltage at the node between the diode and the resistor, then this current obeys the equation
Its
where we have introduced the new variable,
The node size is determined by a compromise between computational time (using fewer, larger nodes) and accuracy (using more, smaller nodes). For the voltage distribution to be qualitatively accurate, it was necessary for there to be at least two nodes between adjacent grid lines. The simulation accuracy was checked by using higher resolution and verifying that the results had converged.
B. Thermal Model
The time evolution of temperature in the device is governed by the heat equation
Here α is the thermal exchange coefficient in the Newton law of cooling and T 0 is the ambient temperature assumed constant along the module surface, and σ ≈ 5.67 × 10 −8 Wm −2 K −1 is the Stefan-Boltzmann coefficient in the law of radiation cooling; all other variables have their standard meaning. For a thin sheet of thickness d, it is more convenient to use two dimensional description assuming T constant along the transversal direction. The radiation cooling may be significant at high enough spot saturation temperatures approaching T sat ≈ 600 K in our observations.
The discrete version of the heat transfer equation takes the form
where T ≡ T (x, y), C and Q are the heat capacity and heat generated within one node, and χ = κd is a thermal sheet conductivity independent of node size. For the simulations presented, we have used κ = 16 Wm
for the stainless still of mass density 7.9 g/cm 3 and d = 125 µm. Q is the sum of Joule heating terms IV for all resistive elements and the diode within the node. α the heat transfer coefficient (which we took to be that of air against mild steel, α = 8 Wm −2 K −1 ) multiplied by the node area, s 2 .
When k is not constant with position, the above χ should be replaced with the effective value (15) where the argument of the second χ term must be the same as the corresponding temperature term T (x± s, y ± s) it multiplies. This can be seen by considering 1/χ ef f to be a sum of the two thermal resistances, 1/χ(x, y)/2 and 1/χ(x ± s, y ± s)/2, added in series. As with the voltage model, if nodes at x ± s, y ± s do not exist within the device, the corresponding differences [T −T (x±s, y ± s)] involving them must be neglected.
The algorithm of thermal modeling includes the following three steps. (i) Determine the voltage distribution over the device. (ii) Find the local heat generated within each node from the voltage distribution. (iii) Integrate in time with Eq. (14) . The algorithm can be optimized by addressing the following issues: That step (i) is relatively computationally expensive, and additionally, step (iii) has possibilities of stiffness.
We mitigate the stiffness by noting that (the continuous counterpart of) Eq. (14) can be put in the form
Assuming A and B are constants, this has solution
Taking time steps of this form, as opposed to that by Euler or Runge-Kutta recipes, prevents divergence and spurious oscillation regardless of step size, and also has the physical property that no spot on the device can ever have temperature below T 0 . Assumed in deriving this is that A is a constant. In reality, A is made of an internal heat term as well as terms depending on adjacent temperatures. While we may assume the heat does not change greatly as a function of time, the temperature of adjacent nodes in the device will change approximately as fast as in the node under consideration. This can be dealt with by using small step sizes, which is not a limitation as this integration step is not slow. As computing the voltage distribution is time consuming, we wish to assume it is held constant for larger periods of time ∆ >> δ. To check the validity of this assumption and to improve accuracy, from time t 0 we make steps of the form in Eq. (17) to time t o + ∆/2. At this time, the voltage distribution is found again, as well as the local heat generation. We then return to time t 0 and, using the heat generation found at time t 0 + ∆/2, step to time t 0 + ∆. As this passes t 0 + ∆/2 a second time, it is possible to compare the temperatures obtained with the two constant heats at these times. If the difference becomes too large (e. g., 0.5K), it is possible to adaptively decrease the step size.
C. Modeling Results
The above modeling has allowed us to simulate the temperature distribution over the sample (Fig. 9) , as well as the temporal evolution of hot spot temperature (Fig. 10) and voltage (Fig. 11 ). These and subsequent results are limited to low enough temperatures below 600 K where experimentally the system does not show significant irreversible changes. We note that the experimentally observed saturation temperature close to 600 K is reproduced by our modeling when the radiation cooling is taken into account, while neglecting that mechanism results in simulated saturation temperatures of > ∼ 1000 K inconsistent with the data. We note that, from the modeling results, the temperature rolling over to saturation region is relatively short, ∼ 10 s, after which the temporal dependence becomes almost flat; the beginning of that region is shown in Fig. 10 .
The temperature maps in Fig. 9 clearly demonstrate the phenomenon of runaway instability where the spot gets hotter and simultaneously shrinks in its linear dimensions; the temperature of far away regions simultaneously decreases as they dissipate smaller currents (the total current remains fixed). The trends in the simulated data mirror those in the experimental data, and the spatial scale of the temperature nonuniformity is also similar to that observed in experiment, for comparable sample temperatures. Figure 10 shows the hottest temperature over the sample versus time after power is applied, comparing simulated data to data obtained from different experimental samples. Generally, the simulated curve has behavior similar to that of the data, indicating that the simulation captures most of the important details. We note that even nominally identical real cells can enter thermal runaway at different times. In simulations, we have found that the series resistance parameter can control the time to runaway, with variations on the order of 50% being sufficient to cover experimentally observed times to runaway. Although the simulated data presented here is for a spatially uniform device, simulated devices with existing spots of locally low series or shunt resistance (including spots of low shunt resistance that nevertheless have negligible effect on device current-voltage and performance properties) can influence time-to-runaway and hot spot location. Another possible effect which could be included in future simulations, though neglected for the presented data, could be a more detailed model of the temperature dependence of the series resistance and active layers, as discussed in the above, after Eq. (4). This is also seen from Fig. 11 where the neglected effect of temperature dependent series resistance is responsible for the voltage difference between the simulation and the experiment.
More in detail, the development of the hot spot can be understood from our modeling results as follows. Fig.  12 shows the initial voltage on the middle of the sample, parallel to the grid lines, on and off a grid line. The corresponding heat generation density is presented in 13. The generated heat is initially greatest at the grid lines, nearest the busbars. This is due to the active layer; the contribution due to resistive losses in the bus bar and grids is relatively low. The generated heat is greatest there for two reasons: The current density is highest there, due to it being more concentrated than in the bus bar, and the branching current through the active layer is greater on the grid than the bus bar due to the sheet resistance of the former being greater. Although there is yet more branching current through the area of the cell covered by TCO only, the corresponding voltage there is also lower, and so is the generated heat. Consequently, the region that initially heats fastest is close to but off of the busbar. An additional feature that moves the initial hot spot away from the bus bar is that its material adds to the local heat capacity and thermal conductivity. It follows from the above that, as a consequence of the voltage gradients and nonuniform heat generation, temperature nonuniformity over the sample is inevitable. It is practically important however that runaway is not inevitable. Fig. 14 shows simulated temperature vs. time curves for cells with identical properties as the simulated cell referenced in Fig. 10 , except that the substrate thermal conductivity (χ) has been increased by a fac- tor. With χ → 4χ (achievable in practice), the cell never enters runaway, and reaches a maximum temperature of 90
• C.
Finally, we note that the threshold nature of runaway instability was reproduced by the above modeling as well. The chosen set of parameters led to the prediction of runaway instability starting above the total current of approximately 14 A, close to the experimentally observed values.
IV. APPROXIMATE ANALYTICAL MODEL
As before, a hot spot is characterized by its related temperature and electric potential distributions illustrated in Fig. 15 where δT ≡ T − T 0 and δV ≡ V 0 − V where T 0 and V 0 are the temperature and potential far from the spot. For simplicity, we assume that T 0 coincides with the ambient temperature.
The actual coordinate dependencies of δT and δV are described by a system of coupled nonlinear differential equations
The former describes current branching through the diode elements between the resistive and ground (ideal) conductor; 14,15 the latter describes the heat transfer. Here ∇ 2 stands for the two-dimensional Laplacian in the lateral directions, ρ is the sheet resistance, H is the uniform heat per area, c is the specific heat per area, and χ ∼ hχ 0 is the "sheet" thermal conduction the dimensionality of W/K (cf. Sec. III B). The diode-type current voltage characteristic expresses current density (A/m 2 ), e. g.
or similar including shunt and series resistances. The linear analysis of Eqs. (18) does predict the threshold nature of runaway instability. 6 However, solving these equations beyond the linear approximation is a challenging mathematical problem that we will not pursue in this work.
Here, we limit our selves to a simplified approach using the following rough approximations. 1) The one-parameter scaling,
where r is the characteristic radius of the spot, and undefined functions f T (x/r) and f V (x/r) both equal unity at x = 0 and zero at x → ∞. In this approximation, Eqs. (21) lead to the following results where the current I must be considered as fixed by the external power source. Far from saturation, the hot spot radius is given by
The ultimately small saturated radius is
The saturated temperature increase becomes
Finally,
All these results are qualitatively consistent with the experimental data and with the results of modeling above. Given the very rough nature of the underlying approximation, the agreement appears quite satisfactory; cf. the observed r sat ∼ 2 − 3 cm, and T sat ≈ 600 K. Eq. (22) describes how the spot radius decreases with the temperature. This prediction is consistent with the modeling results in Fig. 9 and experimental results in Figs. 3 and 4 . Furthermore, the data in 25) is approximately correct even quantitatively.
As a result, simple intuitive equations (21) can be considered adequate qualitative description of the hot spots in thin film devices under forward bias. In addition to the above, they explain, through the coefficient α ef f , how changing the ambient air flow affects the hot spot formation, again in agreement with the experimental observations (see Sec. II above).
V. CONCLUSIONS
We have shown experimentally and by numerical modeling that hot spots with significant temperature increase (∼ 300 K) can spontaneously emerge in laterally uniform thin film photovoltaics. This is probably the most important conclusion of our work.
Since hot spots often observed in PV are not necessarily related to defects or other imperfections making devices laterally nonuniform, care should be taken to optimize the device design in a way allowing to avoid the runaway instability underlying the hot spot formation. We have shown that simple steps (such as changing to a more thermally conducting substrate; see Fig. 14) can suppress the hot spot formation.
As already mentioned in Sec. I above, nonuniform material degradation accelerates at hot spots, i. e. an initial hot spot may then degrade in a runaway mode under more and more stress as it becomes progressively more shunting. The final result of such degradation will be roughly one shunt per the area of the characteristic linear dimension of lateral nonuniformity 1,2 L ∼ 0.1 − 1 cm. It is remarkable that problems with performance and reliability related to hot spot instability can be fixed by properly scaling the device thickness, substrate material, and thermal insulation.
Summarizing more specific conclusions of this work, the following can be stated. 1) Hot spots appear close to the device electrodes (bus bars) under significant enough forward current. 2) Hot spots evolve in such a way that their temperature increases while the electric potential and spot radius decrease.
3) The thermal properties (specific heat, thermal conductivity, and Newton's cooling coefficient) are important parameters determining hot spot development. 4) The ambient temperature and thermal conduction are important as well: ambient cooling promotes thermal runaway. 5) Given the device structure, thermal runaway and its related hot spots can be numerically modeled thus allowing hot spot free device engineering. Numerical algorithm developed in this work or other algorithms 17 can be used provided that they do not impose the often assumed restriction of device uniformity in the course of modeling. 6) Radiative cooling can be an important factor limiting the hot spot size and other parameters. 7) A semi-quantitative understanding of well developed hot spots can be achieved based on a system of intuitive simple equations.
One important aspect of hot spot formation left behind the present scope is a possible role of lateral nonuniformities always present in real devices. Based on the above developed understanding, one can assume that such nonuniformities can trigger the hot spot formation and their location; yet the final parameters of these spots will be determined by the average device parameters (except maybe some cases of extremely nonuniform structures). This conclusion follows from the above established fact that even in laterally uniform devices local spot heating is severe and stable enough to sustain the addition of faulty local elements.
